

# Model Name: P460HW02 V0

Issue Date: 2010/06/21

()Preliminary Specifications(\*)Final Specifications

Customer Signature	Date	AUO	Date					
Approved By		Approval By PM Director  Michael Goan						
Note		Reviewed By RD Director  Eugene Chen  Reviewed By Project Leader  Mingyu Wu						
		Prepared By PM  Travis Huang						



# **Contents**

No		
		CONTENTS
		RECORD OF REVISIONS
1		GENERAL DESCRIPTION
2		ABSOLUTE MAXIMUM RATINGS
3		ELECTRICAL SPECIFICATION
	3-1	ELECTRIACL CHARACTERISTICS
	3-2	INTERFACE CONNECTIONS
	3-3	SIGNAL TIMING SPECIFICATION
	3-4	SIGNAL TIMING WAVEFORM
	3-5	COLOR INPUT DATA REFERENCE
	3-6	POWER SEQUENCE
	3-7	BACKLIGHT SPECIFICATION
4		OPTICAL SPECIFICATION
5		MECHANICAL CHARACTERISTICS
6		RELIABILITY TEST ITEMS
7		INTERNATIONAL STANDARD
	7-1	SAFETY
	7-2	EMC
8		PACKING
	8-1	DEFINITION OF LABEL
	8-2	PACKING METHODS
	8-3	PALLET AND SHIPMENT INFORMATION
9		PRECAUTION
	9-1	MOUNTING PRECAUTIONS
	9-2	OPERATING PRECAUTIONS
	9-3	ELECTROSTATIC DISCHARGE CONTROL
	9-4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE
	9-5	STORAGE
	9-6	HANDLING PRECAUTIONS FOR PROTECT FILM



# **Record of Revision**

Version	Date	Page	Description
0.0	2010/07/06		First release
0.1	2011/01/11	14	Correct of Current
0.1	2011/01/11	19	Correct of Colour Coordinates
0.1	2011/01/11	21	Add placement suggestion
0.2	2011/4/28	15	Correct CN1 to CN2
0.2	2011/4/28	16	Correct CN2 to CN3
0.2	2011/4/28	16	Erase Table CN3 to CN12



## 1. General Description

This specification applies to the 46 inch Color TFT-LCD Module P460HW02 V0. This LCD module has a TFT active matrix type liquid crystal panel 1920 x 1080 pixels, and diagonal size of 46 inch. This module supports 1920 x 1080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot.

The P460HW02 V0 has been designed to apply the 8-bit 2 channel LVDS interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important.

#### \* General Information

Items	Specification	Unit	Note
Active Screen Size	46	inch	
Display Area	1018.08(H) x 572.67(V)	mm	
Outline Dimension	1048.4(H) x 605.0(V) x 57.8(D)	mm	With Inverter
Driver Element	a-Si TFT active matrix		
Display Colors	8 bit, 16.7M	Colors	
Number of Pixels	1920 x 1080	Pixel	
Pixel Pitch	0.53025	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Display Orientation	Landscape/ Portrait Enable		
Surface Treatment	Anti-Glare, 3H		Haze=11%



# 2. Absolute Maximum Ratings


The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vcc	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	3.6	[Volt]	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST	-	65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39<sup>°</sup>C and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of  $40^{\circ}$ C or less. At temperatures greater than  $40^{\circ}$ C, the wet bulb temperature must not exceed  $39^{\circ}$ C.





# 3. Electrical Specification


The P460HW02 V0 requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second input for BLU is to power inverter.

### 3.1 Electrical Characteristics

	Parameter	Symbol		Value		Unit	Note
	Farameter	Syllibol	Min.	Тур.	Max	Offic	Note
LCD							
Power Sup	ply Input Voltage	$V_{DD}$	10.8	12	13.2	$V_{DC}$	1
Power Sup	pply Input Current	I <sub>DD</sub>		1	1.2	Α	2
Power Cor	sumption	Pc		12	14.4	Watt	2
Inrush Cur	I <sub>RUSH</sub>			4	Α	3	
L)/DC	Differential Input High Threshold Voltage	$V_{TH}$			+100	4	4
LVDS Interface	Differential Input Low Threshold Voltage	$V_{TL}$	-100			4	4
interface	Input Common Mode Voltage	V <sub>ICM</sub>	1.10	1.25	1.40	$V_{DC}$	4
CMOS	Input High Threshold Voltage	V <sub>IH</sub> (High)	2.4		3.3	V <sub>DC</sub>	
Interface	Input Low Threshold Voltage	V <sub>IL</sub> (Low)	0		0.6	V <sub>DC</sub>	
Backlight F	P <sub>BL</sub>		206.4	227.04	Watt		
Life Time			50,000			Hours	6


#### Note:

- 1. The ripple voltage should be controlled under 10% of  $V_{\rm CC}$
- 2.  $V_{DD}$  = 12.0V, Fv = 60Hz,  $F_{CLK}$  = 82MHz , 25  $^{\circ}$ C , Test Pattern : White Pattern >> refer to "Section:3.3 Signal Timing Specification, Typical timing"
- **3.** Measurement condition : Rising time = 400us






**4.**  $V_{ICM} = 1.25V$ 



5. Input Channel Pair Skew Margin



**6.** Specified values are for a single lamp which is aligned horizontally. The life is determined as the time at which luminance of the lamp is 50% compared to that of initial value at the typical lamp current on condition of horizontally continuous operating at 25±2℃.




### **Interface Connections**

■ LCD connector: CN1:FI-RE51S-HF (JAE, LVDS connector)

PIN	Symbol	Description	PIN	Symbol	Description
1	$V_{DD}$	Power Supply, +12V DC Regulated	27	CH2_1-	LVDS Channel 2, Signal 1-
2	$V_{DD}$	Power Supply, +12V DC Regulated	28	CH2_1+	LVDS Channel 2, Signal 1+
3	$V_{DD}$	Power Supply, +12V DC Regulated	29	CH2_2-	LVDS Channel 2, Signal 2-
4	$V_{DD}$	Power Supply, +12V DC Regulated	30	CH2_2+	LVDS Channel 2, Signal 2+
5	$V_{DD}$	Power Supply, +12V DC Regulated	31	GND	Ground
6	Reserved	AUO Internal Use Only	32	CH2_CLK-	LVDS Channel 2, Clock -
7	GND	Ground	33	CH2_CLK+	LVDS Channel 2, Clock +
8	GND	Ground	34	GND	Ground
9	GND	Ground	35	CH2_3-	LVDS Channel 2, Signal 3-
10	CH1_0-	LVDS Channel 1, Signal 0-	36	CH2_3+	LVDS Channel 2, Signal 3+
11	CH1_0+	LVDS Channel 1, Signal 0+	37	Reserved	AUO Internal Use Only
12	CH1_1-	LVDS Channel 1, Signal 1-	38	Reserved	AUO Internal Use Only
13	CH1_1+	LVDS Channel 1, Signal 1+		GND	Ground
14	CH1_2-	LVDS Channel 1, Signal 2-		SCL	EEPROM Serial Clock
15	CH1_2+	LVDS Channel 1, Signal 2+	41	SDA	EEPROM Serial Data
16	GND	Ground	42	NC	No connection
17	CH1_CLK-	LVDS Channel 1, Clock -	43	Reserved	AUO Internal Use Only(NC or High)
18	CH1_CLK+	LVDS Channel 1, Clock +	44	NC	No connection
19	GND	Ground	45	LVDS_SEL	Open/High(3.3V) for NS, Low(GND) for JEIDA
20	CH1_3-	LVDS Channel 1, Signal 3-	46	NC	No connection
21	CH1_3+	LVDS Channel 1, Signal 3+	47	NC	No connection
22	Reserved	AUO Internal Use Only	48	NC	No connection
23	Reserved	AUO Internal Use Only	49	NC	No connection
24	GND	Ground	50	NC	No connection
25	CH2_0-	LVDS Channel 2, Signal 0-	51	Reserved	AUO Internal Use Only
26	CH2_0+	LVDS Channel 2, Signal 0+	-		




## LVDS Option = High/Open→NS



Note: x = 1, 2, 3, 4...

## LVDS Option = Low/GND→JEIDA



Note: x = 1, 2, 3, 4...



### 3.2 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.


Signal	Item	Symbol	Min.	Тур.	Max	Unit		
	Period	Tv	1090	1125	1480	Th		
Vertical Section	Active	Tdisp (v)		1080				
	Blanking	Tblk (v)	10	45	400	Th		
	Period	Th	1030	1100 1325		Tclk		
Horizontal Section	Active	Tdisp (h)						
	Blanking	Tblk (h)	70	140	365	Tclk		
Clock	Frequency	Fclk=1/Tclk	50	74.25	82	MHz		
Vertical Frequency	Frequency	Fv	47	60	63	Hz		
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz		

#### Notes:

- (1) Display position is specific by the rise of DE signal only.
  Horizontal display position is specified by the rising edge of 1<sup>st</sup> DCLK after the rise of 1<sup>st</sup> DE, is displayed on the left edge of the screen.
- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1<sup>st</sup> data corresponding to one horizontal line after the rise of 1<sup>st</sup> DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



## 3.3 Signal Timing Waveforms





## 3.4 Color Input Data Reference


The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

### **Color Data Reference**

											I	npu	t Co	olor	Data	a									
	Color									GRI	EEN				BLUE										
	Coloi	MS	В					LS	SB	MS	В					LS	SB	MS	В					LS	3B
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	B6	B5	B4	ВЗ	B2	B1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																									
	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
G																									
	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В														91111111111111111111111111111111111111		900000000									
	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1



### 3.5 Power Sequence for LCD



		Values									
Parameter	Min.	Тур.	Max.	Unit							
t1	0.4		30	ms							
t2	0.1		50	ms							
t3	450			ms							
t4	0 <sup>*1</sup>			ms							
t5	0			ms							
t6			*2 	ms							
t7	500			ms							
t8	10		50	ms							
t9	0			ms							

### Note:

- (1) T4=0 : concern for residual pattern before BLU turn off.
- (2) T6: voltage of VDD must decay smoothly after power-off. (customer system decide this value)



## 3.7 Backlight Specification

The backlight unit contains 20 CCFLs (Cold Cathode Fluorescent Lamp)

## 3.7.1: Electrical specification

ltom	Cress	hal	Candition		Spec		Unit	Note
Item	Sym	DOI	Condition	Min	Тур	Max	Unit	note
Input Voltage	VDI	DВ	-	21.6	24	26.4	VDC	-
Input Current	I <sub>DD</sub>	В	VDDB=24V	7.74	8.6	9.46	ADC	1
Input Power	P <sub>DE</sub>	DВ	VDDB=24V		206.4	227.04	W	1
Inrush Current	I <sub>RUS</sub>	SH	VDDB=24V	-	-	14.6	ADC	2
On/Off control voltage	V	ON	VDDB=24V	2	-	5.5	VDC	-
On/Off control voltage	$V_{BLON}$	OFF	VDDD=24V	0	-	0.8	VDC	-
On/Off control current	I <sub>BLC</sub>	DN	VDDB=24V	-	-	1.5	mA	-
Disease is a Control Voltage	V DIM	MAX	VDDD 04V	3.0	-	3.3	VDC	-
Dimming Control Voltage	V_DIM	MIN	VDDB=24V	-	0	-	VDC	-
Dimming Control Current	I_D	IM	VDDB=24V	-	-	2	mADC	-
Internal Dimming Ratio	DIM	_R	VDDB=24V	10	-	100	%	3
External PWM	V EPWM	MAX	VDDB=24V	2	-	3.3	VDC	-
Control Voltage	V_EPVVIVI	MIN	VDDB=24V	0	-	0.8	VDC	-
External PWM Control Current	I_EP\	WM	VDDB=24V	-	-	2	mADC	-
External PWM Duty ratio	D_EP	WM	VDDB=24V	10	-	100	%	3
External PWM Frequency	F_EP		VDDB=24V	140	180	240	Hz	-

Note 1 : Dimming ratio= 100% (MAX) (Ta=25±5°C, Turn on for 45minutes)

Note 2: Measurement condition Rising time = 20ms (VDDB : 10%~90%);

Note 3: Less than 10% dimming control is functional well and no backlight shutdown happened.






## 3.7.2: Input Pin Assignment CN2: CI0114M1HRL-NH

Pin No	Symbol	Description
1	VDDB	Operating Voltage Supply, +24V DC regulated
2	VDDB	Operating Voltage Supply, +24V DC regulated
3	VDDB	Operating Voltage Supply, +24V DC regulated
4	VDDB	Operating Voltage Supply, +24V DC regulated
5	VDDB	Operating Voltage Supply, +24V DC regulated
6	BLGND	Ground and Current Return
7	BLGND	Ground and Current Return
8	BLGND	Ground and Current Return
9	BLGND	Ground and Current Return
10	BLGND	Ground and Current Return
11	DET <sup>(2)</sup>	BLU status detection: Normal : 0~0.8V ; Abnormal : Open collector
12	VBLON	BL On-Off control: High/Open (2.0V~5.5V) for BL On, Low (GND) for off
13	Internal PWM <sup>(1)</sup> (VDIM)	Internal PWM (0~3.3V,20~100% Duty) < NC; when External PWM mode> (4)
14	External PWM <sup>(3)</sup> (PDIM)	External PWM (20%~100% Duty ratio) < NC; when internal PWM mode> (4)

Note (1) Simultaneous Dimming Method with PWM control



PWM Dimming: include Internal and External PWM Dimming

Note (2) DET is detect function. When backlight is normal operating, DET is GND(0V). when backlight is abnormal, DET is Open Collector.

### Note (3) **PWM Dimming**


This PWM control is the most popular control method in LCD Dimming Control. This Signal is defined as ordinary +3.3V TTL Level Specification for details. Duty Ratio have to supported for enough range of Luminance Variation, i.e... 100% Duty like +3.3V DC Siganl or Open of this input pin(13th Pin of



Inverter Connector) should represent 100% Luminance of Backlight.

For the given oscillating frequency of Inverter, this PWM Signal should define active period of suppling AC Voltage and longer duty means AC voltage will be supplied longer.

Proper Dimming Range should be defined by Manufacturer with Supplement Data, and any kind of improper interference on Screen can not be acceptable.



Note (4)

PWM dimming function is included internal PWM and external PWM.

Internal PWM: input voltage  $0(GND) \sim 3.3V$  to pin 13th, and duty ratio of output voltage/current of inverter is from 20% to 100%. When use pin 13th to control backlight luminance, the pin 14th will be NC and can not be affect by noise!

External PWM: input duty ratio  $10\% \sim 100\%$  to pin 14th, and duty ratio of output voltage/current of inverter is from 10% to 100%. When use pin 14th to control backlight luminance, the pin 13th will be NC and can not be affect by noise!


### Pin 13th and pin 14th can not be used at the same time!

### CN3: CI0110M1HRL-LF


Pin No	Symbol	Description
1	VDDB	Operating Voltage Supply, +24V DC regulated
2	VDDB	Operating Voltage Supply, +24V DC regulated
3	VDDB	Operating Voltage Supply, +24V DC regulated
4	VDDB	Operating Voltage Supply, +24V DC regulated
5	VDDB	Operating Voltage Supply, +24V DC regulated
6	BLGND	Ground and Current Return
7	BLGND	Ground and Current Return
8	BLGND	Ground and Current Return
9	BLGND	Ground and Current Return
10	BLGND	Ground and Current Return



## 3.7.3 Power Sequence for Inverter



## **Dip condition for Inverter**




Dovemeter		Heito		
Parameter	Min	Тур	Max	Units
T1	20	-	-	ms
T2	500	-	-	ms
Т3	250	-	-	ms
T4	0	-	-	ms
T5	1	-	-	ms
T6	-	-	10	ms



# 4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25 °C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of  $\phi$  and  $\theta$  equal to  $0^{\circ}$ .

Fig.1 presents additional information concerning the measurement equipment and method.



Doros	Parameter			Values		- Unit	Notes
Parai	neter	Symbol	Min.	Тур.	Max	Unit	ivoles
Contrast Ratio		CR	3200	4000			1
Surface Luminanc	e (White)	L <sub>WH</sub>	1200	1500		cd/m <sup>2</sup>	2
Luminance Variation	on	δ <sub>WHITE(9P)</sub>			1.3		3
Response Time (G	G to G)	Тү		8.0		Ms	4
Color Gamut		NTSC		72		%	
Color Coordinates							
Red		R <sub>X</sub>		0.640			
		R <sub>Y</sub>		0.330			
Green		G <sub>X</sub>		0.290	Typ.+0.03		
		$G_Y$	Turn 0.00	0.600			
Blue		B <sub>X</sub>	Тур0.03	0.150			
		B <sub>Y</sub>		0.060			
White		W <sub>X</sub>		0.295			
		W <sub>Y</sub>		0.305			
Viewing Angle							5
x axis,	right(φ=0°)	$\theta_{r}$		89		degree	
x axis,	left(φ=180°)	θι		89		degree	
y axis,	up(φ=90°)	$\theta_{\text{u}}$		89		degree	
y axis,	down (φ=270°)	$\theta_{\sf d}$		89		degree	

Note:



1. Contrast Ratio (CR) is defined mathematically as:

Contrast Ratio= 
$$\frac{\text{Surface Luminance of L}_{\text{on5}}}{\text{Surface Luminance of L}_{\text{off5}}}$$

- 2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. When lamp current I<sub>H</sub> = 15.5mA. L<sub>WH</sub>=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance,  $\delta$ WHITE is defined (center of Screen) as:


 $\delta_{WHITE(9P)} = Maximum(L_{on1},\ L_{on2},...,L_{on9})/\ Minimum(L_{on1},\ L_{on2},...L_{on9})$ 


4. Response time  $T_{\gamma}$  is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on  $F_{\nu}$ =60Hz to optimize.

Measured		Target					
Response Time		0%	25%	50%	75%	100%	
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%	
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%	
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%	
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%	
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%		

4. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.


### FIG. 2 Luminance







## FIG.3 Viewing Angle





## 5. Mechanical Characteristics

The contents provide general mechanical characteristics for the model P460HW02 V0. In addition the figures in the next page are detailed mechanical drawing of the LCD.


	Horizontal	1048.4mm	
G 111 - E1 - 1	Vertical	605.0mm	
Outline Dimension	Depth	57.80mm	
	Борит	(w/ inverter & shielding)	
Paral Opening	Horizontal	1024 mm	
Bezel Opening	Vertical 581 mm		
Active Display Area	Horizontal	1018.08 mm	
Active Display Alea	Vertical	572.67 mm	
Weight	13000 g(Typ.)		
Surface Treatment	AG, Haze=11%, 3H		

## 5.1 Placement suggestions:

The Suggestion placement is as following:


- 1. Landscape mode: The T-con side has to be placed as the upper side.
- 2. Portrait mode: The inverter side has to be placed as the lower side.

Landscape mode



**Backside** 


Portrait mode



**Backside** 




# **Front View**





# **Back View**





# 6. Reliability Test Items

	Test Item	Q'ty	Condition	
1	High temperature storage test	3	60℃, 500hrs	
2	Low temperature storage test	3	-20℃ , 500hrs	
3	High temperature operation test	3	50℃, 500hrs	
4	Low temperature operation test	3	-5℃, 500hrs	
			Wave form : random	
			Vibration level : 1.5G RMS	
5	Vibration test (non-operation)	3	Bandwidth: 10-500Hz	
			Duration: X, Y, Z 30min	
			One time for each direction	
			Shock level: 40G	
6	Shock test (non-operation)	3	Waveform: half since wave, 11ms	
			Direction: ±X, ±Y, ±Z, One time each direction	
			Random wave (1.5G RMS, 10-200Hz)	
7	Vibration test (With carton)	1(PCK)	30mins/ Per each X,Y,Z axes	
8	Drop test (With carton)	1(PCK)	Drop Height: 25.4 cm, 6 Flats	
	Diop tool (That darton)		(ASTMD4169-I)	



### 7. International Standard

### 7.1 Safety


- (1) UL 60950-1, UL 60065; Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
- (2) IEC 60950-1: 2005, IEC 60065:2001; Standard for Safety of International Electrotechnical Commission
- (3) EN 60950 : 2001+A11, EN 60065:2002+A1:2006; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

### **7.2 EMC**

- (1) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998



## 8. Packing




### **Green mark description**

- (1) For Pb Free Product, AUO will add (Pb) for identification.
- (2) For RoHs compatible products, AUO will add RoHS for identification.


Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)

### **B. Carton Label:**






## 8-2 Packing Methods:





## 8-3 Pallet and Shipment Information

			Packing				
	Item	Qty.	Dimension	Weight (kg)	Remark		
1	Packing Box	6 pcs/box	1160(L)mm*547(W)mm*680(H)mm	97			
2	Pallet	1 1180(L)mm*1150(W)mm*132(H)mm 18					
3	Boxes per Pallet	2 boxes/Pal	boxes/Pallet (By Air); 2 Boxes/Pallet (By Sea)				
4	Panels per Pallet	14pcs/palle	4pcs/pallet(By Air); 14 pcs/Pallet (By Sea)				
5	Pallet	12(by Air)	1180(L)mm*1150(W)mm*812(H)mm (by Air)	212 (by Air)			
	after packing	36(by Sea)	1180(L)mm*1150(W)mm*2436(H)mm (by Sea)	626 (by Sea)	40ft HQ		





## 9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

### 9-1 MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

### 9-2 OPERATING PRECAUTIONS

- (1) The device listed in the product specification sheets was designed and manufactured for TV application
- (2) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (3) Response time depends on the temperature. (In lower temperature, it becomes longer..)
- (4) Brightness of CCFL depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (6) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall



be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

#### 9-3 ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.

### 9-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

### 9-5 STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

### 9-6 HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.